SVUnit is a unit test framework for developers writing code in systemverilog. Verify systemverilog modules, classes and interfaces in isolation with SVUnit to eliminate bugs before they infest your design!
You’re probably paying too much for cell phone service. Wirefly compares hundreds of plans to help you save. Enter what you need (minutes, data, texts) into Wirefly’s innovative plan comparison tools and see your savings instantly.
Post Views:
406
| Website |
https://svunit.sourceforge.io/ |
| Tags |
Projects |
| Features |
- Generate all 3 layers of the SVUnit framework
- Supports unit test templates for systemverilog modules, interfaces and classes
- Supports unit testing of UVM components
- Processes sub-directories recursively to aggregate unit tests into multiple testsuites
- Compiles one or more testsuites into a single simulation executable
- Supports Synopsys VCS, Mentor Questa and Cadence Incisive simulators
- Reports PASS/FAIL result for each unit test, testsuite and aggregated test run
- Supports unit testing of design, reference model and testbench code
- Functioning examples of SVUnit applied to UVM components
|